AMENDMENTS TO THE CLAIMS

Following is a complete set of claims as amended with this Response.

Please amend the claims as follows:

1. (Currently Amended) A method comprising:

receiving a request to read a modified cache line at a responding node of a shared memory multiprocessor architecture from a requesting node of the shared memory multiprocessor architecture; and

transmitting a response responding to the request by substantially simultaneously instructing a switch coupled to the responding node, the requesting node and a home node, to update updating a memory at the <u>a</u> home node with data read from the modified cache line, and provide by providing an answer to the requesting node, wherein the home node is different from the responding node.

- (Original) The method of claim 1, wherein the answer includes a copy of the data read from the modified cache line.
- (Currently Amended) The method of claim 1, wherein the response further provides information regarding a state transition a status of the modified cache line.

4. (Currently Amended) The method of claim 3, wherein the information regarding a state transition status indicates one of: whether

the modified cache line is transitioning from a modified state to an invalid state; and

er the modified cache line is transitioning from a modified state to a shared state.

5. (Cancelled)

- 6. (Currently Amended) The method of claim 5 1, further comprising providing a completion response to the requesting node.
- (Original) The method of claim 3, wherein the status indicates a cache coherence protocol type used by the responding node.
- (Currently Amended) A shared memory multiprocessor system comprising:
 - a plurality of node controllers and a switch coupled to each of the plurality of node controllers configured to:

transmit a read request regarding a modified cache line from a first node controller of the plurality of node controllers through the switch to a second node controller of the plurality of node controllers, wherein the second node controller is distinct from the first node controller; and

in response to receiving the read request regarding the modified cache
line, the second node controller instructs the switch to update a
home memory residing exclusively on a third node controller of the
plurality of node controllers.

- (Original) The shared memory multiprocessor system of claim 8 wherein the switch maintains a presence vector.
- 10. (Original) The shared memory multiprocessor system of claim 9 wherein the presence vector maintains a status of a cache line for each participating node controller of the plurality of node controllers.
- 11. (Original) The shared memory multiprocessor system of claim 10 wherein the presence vector indicates if the cache line for each corresponding participating node controller contains a copy of a contents stored in the home memory.
- 12. (Original) A method comprising a responding node initiating an implicit write-back in response to a read request directed to a modified cache line at the responding node.
- 13. (Currently Amended) The method of claim 12, wherein the implicit write-back includes information causing a switch to answer the read request to be answered and update a home memory to be updated.
- 14. (Currently Amended) The method of claim 12, wherein the implicit writeback further includes information identifying a state of the modified cache

line targeted by the read request.

15. (Currently Amended) A machine-readable medium having stored thereon data representing sequences of instructions, the sequences of instructions which, when executed by a processor, cause the processor to:

receive a request to read a cache line at a responding node of a shared memory multiprocessor architecture from a requesting node of the shared memory multiprocessor architecture; and

transmit a response to respond to the request by substantially simultaneously instructing a switch coupled to the responding node, the requesting node and a home node, to update updating a memory at the a home node with data read from the cache line, and by providing provide an answer to the requesting node, wherein the home node is different from the responding node.

- 16. (Original) The machine-readable medium of claim 15 wherein the answer includes a copy of the data read from the cache line.
- 17. (Original) The machine-readable medium of claim 15, wherein the response further provides a status of the cache line.
- 18. (Currently Amended) The machine-readable medium of claim 17, wherein the status indicates one of:
 - whether the cache line is transitioning from a modified state to an invalid state; and

er the cache line is transitioning from a modified state to a shared state.

Ά(

- 19. (Cancelled)
- 20. (Currently Amended) The machine-readable medium of claim 19 15, wherein the sequence of instructions further causes the processor to provide a completion response to the requesting node.